S+core

S+core is a hybrid 32/16-bit instruction set architecture by Sunplus Technology.

It is supported by the Linux kernel since version 2.6.32.^[1]

It is implemented on the Sunplus SPG290 system-on-a-chip (SoC).

References

Reduced instruction set computing (RISC) processor architectures

Active	Altera Nios II Analog Devices Blackfin ARC ARM Atmel AVR Atmel AVR32 DLX eSi-RISC M32R LatticeMico8 LatticeMico32 Meta MIPS OpenRISC Power PowerPC RISC-V S+core Sunway SPARC Renesas SuperH Unicore Xilinx MicroBlaze Xilinx PicoBlaze XMOS XCore XS1

Historic	AMD Am29000 Apollo PRISM Berkeley RISC Clipper CRISP DEC Alpha DEC Prism Intel i860 Intel i960 Motorola 88000 PA-RISC ROMP

This article is issued from Wikipedia - version of the 1/10/2013. The text is available under the Creative Commons Attribution/Share Alike but additional terms may apply for the media files.